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ABSTRACT
An adiabatic logic-in-memory based complementary metaloxide-semiconductor/magnetic-tunnel-junction
(ALiM
CMOS/MTJ) circuit utilizes an adiabatic logic based precharged sense amplifier (PCSA) to recover energy from its
output load capacitors. The ALiM CMOS/MTJ includes a
non-volatile
magnetic-tunnel-junction
(MTJ)
based
memory. The ALiM CMOS/MTJ also includes a dual rail
complementary metal-oxide-semiconductor (CMOS) logic
that performs logic operations in association with the MTJ,
and thereby generates logic outputs based on logic inputs.
The ALiM CMOS/MTJ also includes the adiabatic PCSA,
which is operatively coupled to the dual rail CMOS logic.
The adiabatic logic based PCSA includes PCSA circuitry for
which an input is a multi-phase power clock, and a charge
recovery circuit having the output load capacitors. The
charge recovery circuit is operatively coupled to the PCSA
circuitry such that the ALiM CMOS/MTJ circuit uses the
power clock to recover energy from the output load capacitors.

17 Claims, 8 Drawing Sheets

CLK.r'-

Adiabatic switching

Out

Based PCSA

Out

Volatile
Logic

--•i

rri--r-

Dual rail
CMOS! ic

, ... ., . . . -....-,.,.-,.,-.,..-,..-,._.-....-...-....-,.,-.w:r::7.'::::~-::-::::::::::::'.'.'::::'.'.::'.:::'..,,..,_.;

Writing
circuit

t

Non-volatile
logic

iii

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 1 of 8

Writing
circuit

FIGURE 1 (PRIOR ART)

VDD

1··-··-··-··-··-··-··-··-··-"-• -··-··-··-··-··-··-··-"-··7
:

!

MM

M~

:

I !

CLK-q

p-CLK

I

11----'T-XOR

XNOR-r"---1

I

CLT

MN2

i

Tel

._,,_,,_,,_,._ . _,_,._,,_,,_,,_,,_ . _,,_,. ,._ . _. _,,_·1-·
PCSA

CLK~

FIGURE 2 (PRIOR ART)

U.S. Patent

US 10,868,534 B2

Sheet 2 of 8

Dec. 15, 2020

CLK.r'-

Adiabatic switching

Out

Out

Based PCSA

In
;,,,,,,.,,

... ,.,.,., ..., ... ,,.,,,,,,,.,, ... ,.,.,.,.

~;~~g -H ..

... ... ... ...

.,,.,,,,,,,.,, ,., , , ,,,,,,,,.,

Non~:atile
Logic

FIGURE3

FIGURE4

.

... ,... .,

JI

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 3 of 8

XOR

w.rm~1

mcuit

B

GND

FIGURE 5

CLK~ \i~t} _. V ~id
..

FIGURE 6A

•,{:t~:

FIGURE 6B

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 4 of 8

]s.............................,,.,.,,,,,~,:,:,:,:..,,,,,,,,,,,,,,i:t
,1,,
t~~\~)

FIGURE 78

F!GURE 7A

___

....._

____

....,,.

-A~
T11

Cout;

.
T.!,

~ - - - - - - - - - I P - - ! "~i~::~~f!ig

B

GND

GND

GU E 8

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 5 of 8

~1
~
~

1:5

>

O,. .•.•.•.oooo.•.w.•. •.•.•.•.•.oooo.•.w.•. wh.•.•.oo.•.w.•. •.•.•.•.•.oooo.•.w.•. •.•.•.•.w.oo.•.w.•. •.•.•.•.•.oooo.•.w.•. •.•.•.•.•.oo.•.•.'·•·w.••>······················~································'························ '············•
1,················ i'''·'·'·''·'·'·'''''''''''''',
,········
,,,,,,,,,,,,,,,,,,,,,,,,,,················
r::,,,,,,,,,,,,,,,,,,,,,,,········
;:,,,,,,,,,,,~~~~,,

O:mmmmNmcm,m~•··'·················',m"mmiNm"''m~•··················•··• ❖cm"m"'m'mmm>•·······················••>m,,<-m,.,,m,,,mm!••····•··········'

1 ~·········~·········~·········

01

~···1c~············ · · · · · · · · · · · · · · · · ,· · · ·

..... ·

......

:

-------··.,.,.,.·····-·····.,,J·. . . . . .:. . . . . · ~· · · · · ·:· · · · · · · · · · · · ·

Ot...,
..
0

50

100

,150

. ~ 200
/
Charge sharing

Time (ns}

FIGURE9

...
:

e
Tl.me (ns)
FIGURE 10

12

•X<❖ PC:SA

~cltMt"
AtJM id:dtr :

14

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 6 of 8

·~Pciia id(it.-f.;
AUM~drl~

.. bl1~~,~~L

· --.. ----¼•----~

··~·.·-.:-,:.........:.:,.,«:-.-~......... .

OJ)-

{UlS
o. a 0.75
Supply voUagt.t (Vdd.)

t.l.1

FIGURE 11

•·-·PCSA idcltt
Al:J~iddru-

....... jptrtp~~~t

cu)

o.es

o,s

ti-rs

Supply voltag~ {Vdd).
FIGURE 12

a,r

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 7 of 8

CLK

OR

T

O!SCHARGE

A-1 T1

GND
FIGURE 13

CLK

NAND

GND

FIGURE 14

U.S. Patent

Dec. 15, 2020

US 10,868,534 B2

Sheet 8 of 8

CLK

Out

Out

GND

FIGURE 15

US 10,868,534 B2
1

2

ADIABATIC LOGIC-IN-MEMORY
ARCHITECTURE

between the different orientations of the MTJl and MTJ2
(i.e., parallel versus anti-parallel), the discharge speed will
be different for each branch.
For example, if the MTJl is configured in anti-parallel
configuration and MTJ2 is configured in parallel configuration, then RMrJ1>RMrJ2• Due to the difference in resistances between RMrJI and RMrJ2, the discharge current
through MTJ2 will be greater than through MTJl. Thus,
when XNOR becomes less than the threshold switching
voltage of the inverter comprised of: MP2 and MN2, XOR
will be charged to 1 (i.e., V dd) and XNOR will be discharged
to 0 (i.e., ground). In other words, when CLK=0, transistors
MP3 and MP4 are turned ON and the outputs XOR and
XNOR are pre-charged to Vdd· When CLK=l, MP3 and
MP4 are turned OFF.
Thus, depending on the input to the dual rail CMOS logic
tree and the MTJs, one of the discharging paths will have
lower resistance than the other. For example, whenA=l and
B=0, transistor Tl and T4 are OFF while T2 and T3 are ON.
MTJl (anti-parallel configuration) will have higher resistance as compared to MTJ2 (parallel configuration). The
charge stored at the XNOR output will therefore discharge
faster than the charge stored at the XOR output through
transistor T3 and MTJ2, which in turn leads the XOR output
to be at Vdd (i.e., logic "1") while charge at XNOR output
will be discharged to ground (i.e., logic "0").
In the illustrative example, during the pre-charge phase,
½CVd / Joules of energy is dissipated and ½CVd / Joules
of energy will be dissipated during the evaluate phase. In
total, CVd / J of energy will be dissipated per cycle in
conventional PCSA based MTJ/CMOS circuits.
Thus, it is observed that, while LiM based CMOS/MTJ
circuits have nearly zero leakage power dissipation, a high
supply voltage (Vdd) is required in both writing and sensing
operations of the LiM based CMOS/MTJ circuits, which
leads to the consumption of a considerable amount of
energy, further leading to reduced energy-efficiency. Scaling
down the V dd has been considered to meet the power budget
in low-power electronic devices. However, scaling down the
V dd leads to increase in leakage power, and the effectiveness
of V dd scaling also declines at a point where further reduction in V dd leads to an incorrect circuit operation or a
decrease in the energy-efficiency of the circuit.
Adiabatic logic is a low power circuit design technique
for designing energy-efficient, i.e., low-power, hardware.
Adiabatic logic circuits use power clocks to recover the
energy from each node of the circuit after computing the
inputs, i.e., to effectively recycle the charge stored in the
load capacitor. Recovery of energy after the computation
makes adiabatic logic circuits more energy-efficient compared to conventional CMOS circuits, and adiabatic logic
circuits have reduced dynamic switching energy loss.
Unlike conventional CMOS logic, in adiabatic logic circuits, the output load capacitors CLl and CL2 are slowly
charged and slowly discharged. During the evaluate phase of
a multiphase clock signal Vpc' the output load capacitors
either CLl or CL2 are slowly charged to V dd depending on
the functions F and F. During the recover phase, the charge
stored in CLl or CL2 is slowly recovered back to Vpc,
thereby gaining energy-efficiency compared to conventional
CMOS logic. Adiabatic logic therefore uses the multi-phase
clock signal Vpc) to recover the charge from each node of the
load capacitance.
The instant invention applies the energy recovery property of adiabatic logic circuits in hybrid CMOS/MTJ based
circuit designs so as to provide an adiabatic logic-inmemory architecture (ALiM) for ultra-low-power CMOS/

BACKGROUND OF THE INVENTION
5

The disclosed invention relates to adiabatic logic-inmemory (ALiM) based complementary metal-oxide-semiconductor (CMOS)/magnetic tunnel junction (MTJ) circuits.
The emergence of Internet-of-things (IoT) has helped in
the comfort and care of human life via the rise of so-called
"smart" devices in which the physical device and digital
world are directly integrated to improve the overall quality
of human life. Most of these devices are battery operated. As
such, these devices benefit from having ultra-low-power
requirements and a high energy-efficiency, as well as from
being secure and reliable. However, as the CMOS technology node shrinks down to 100 nm or below, high levels of
power leakage becomes an important component of overall
power consumption, and thus a major concern in CMOS
logic design. Indeed, with the scaling of CMOS technologies, leakage power (i.e., the power dissipated through
transistors when the circuit is in an idle state) has become
one of the major concerns for the circuit designers. A
potential approach to reducing leakage power in CMOS
based circuit design is to integrate MTJ cells and CMOS
logic.
Such hybrid CMOS/MTJ circuits are known as Logic-InMemory (LiM) circuits. These circuits have advantages such
as near zero leakage power, non-volatility and high density.
In general, the MTJ cells of these circuits impart an instant
ON/OFF functionality to standard CMOS logic, which
thereby turns the power down in standby mode (i.e., when
the circuit is in idle state). This functionality helps reduce the
leakage power in standard CMOS/MTJ circuits.
FIG. 1 schematically illustrates the design principles of
existing LiM based CMOS/MTJ circuits 10. The LiM based
CMOS/MTJ circuit includes a PCSA circuit 20, a dual rail
CMOS logic tree 30 and a non-volatile MTJ based memory
40. FIG. 2 schematically illustrates the operation of existing
LiM based CMOS/MTJ circuits by way of an illustrative
LiM based CMOS/MTJ XOR gate 12.
The LiM based CMOS/MTJ circuit receives a clock
signal CLK to pre-charge the output nodes XOR and XNOR
during the pre-charge phase, which will be evaluated based
on the input given to the dual rail CMOS logic. The dual rail
CMOS logic tree, in conjunction with the non-volatile
memory, implements a desired logic function based on logic
inputs A and A, and B and B. Since the CMOS/MTJ circuit
is dual rail in nature, complementary outputs out and out are
available. For example, a CMOS/MTJ based XOR circuit
will output complimentary outputs XOR and XNOR. The
PCSA circuit provides the complimentary outputs out and
out based on the operation of the CMOS/MTJ circuit, the
clock signal CLK and the power signal V dd·
The LiM based CMOS/MTJ circuit operates according to
two phases of the clock signal CLK, which reflects a square
wave. When the clock signal CLK is at 0, the output nodes
are abruptly charged to V dd· When the clock signal CLK is
at 1, the charge that was stored in one of the output nodes is
abruptly discharged to ground.
For example, referring to FIG. 2, when the clock signal is
set to ground (i.e., CLK=0), the PCSA circuit pre-charges
the output nodes XOR and XNOR to 1 (i.e., the output nodes
are charged to V dd)- Once the clock signal CLK is set to V dd
(i.e., CLK=l), the output voltages start discharging to
ground. However, due to the difference in resistances
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MTJ circuits. In so providing, aspects of the invention
exploit the commonality of both adiabatic logic circuits and
PCSAs within CMOS/MTJ circuits. The disclosed ALiM
based CMOS/MTJ circuits designed according to the principles of the instant invention have reduced dynamic power
consumption as compared to existing CMOS/MTJ circuits.
It is believed that this advantage is due to the minimization
of both dynamic power through the adiabatic logic as well
as power leakage through the MTJ.
The disclosed embodiments thus provide for minimizing
the power consumption of consumer electronic devices via
circuits that are more energy efficient and require less power
when compared to existing approaches.
Other features and advantages of the present invention
will become apparent from the following more detailed
description, taken in conjunction with the accompanying
drawings, which illustrate, by way of example, the principles of the presently described embodiments.

ordinary skill in the art may be able to make alterations and
modifications to what is described herein without departing
from its spirit and scope. While the invention is susceptible
of embodiment in many different forms, there is shown in
the drawings and will herein be described in detail a preferred embodiment of the invention with the understanding
that the present disclosure is to be considered as an exemplification of the principles of the invention and is not
intended to limit the broad aspects of the invention to any
embodiment illustrated. Therefore, it should be understood
that what is illustrated is set forth only for the purposes of
example and should not be taken as a limitation on the scope
of the disclosed invention.
FIG. 3 schematically illustrates the design principles of an
ALiM based CMOS/MTJ circuit 100 in accordance with the
instant invention. The ALiM CMOS/MTJ circuit comprises
an adiabatic logic based PCSA circuit 200, a dual rail CMOS
logic tree 300 and a non-volatile MTJ based memory 400. In
contrast to LiM based MTJ/CMOS circuits described above,
the ALiM based CMOS/MTJ circuit of the instant invention
does not abruptly switch from ground (i.e., logic=0) to V dd
(i.e., logic=!). Rather, a voltage ramp is used, via a multiphase clock signal VCLK, to slowly charge and recover the
energy from the output.
The non-volatile logic or memory, preferably comprising
a plurality ofMTJs, is configured to store non-volatile data.
In particular, the non-volatile memory is configured to store
one-bit (i.e., binary) data. Although a single MTJ based
memory is shown for illustration of the principles of the
invention, a plurality of MTJ based memories may be
utilized without departing from the scope of the invention.
The dual rail CMOS logic is operatively coupled to the
non-volatile memory, and is configured to perform desired
logic operations in association with the non-volatile
memory. The CMOS logic may be any CMOS logic, including one or more of: NOT, AND, OR, NAND, NOR, XOR
and XNOR, MUX, inverter, encoder, decoder, full and half
adder, full and half subtractor, D flip-flop, and other known
logic, configured to perform the desired logical operations.
Since the MTJ/CMOS based circuits are dual rail in nature,
the complementary outputs are available as one of the
output. For example, a XOR based MTJ/CMOS circuit will
also include an XNOR output.
The adiabatic logic based PCSA circuit is a modified
PCSA circuit that includes a charge recovery circuit such
that the ALiM based CMOS/MTJ circuit uses the power
clock VCLK to recover the energy from its output load
capacitors. This is in contrast to typical LiM based CMOS/
MTJ circuits, which use constant voltage inputs V dd and do
not recover energy from their load capacitors. Accordingly,
the data stored in the non-volatile memory is sensed and held
by the adiabatic logic based PCSA, while the adiabatic logic
based PCSA also acts to recover the charge from the output
capacitors of the ALiM based CMOS/MTJ circuit.
The inputs to the dual rail CMOS logic tree and the
non-volatile memory are the logic inputs and their complements to the CMOS logic functions, A, A, B and B. The
input to the adiabatic logic based PCSA is a multi-phase
clock signal VCLK. The multi-phase clock signal may be of:
type two phase, type three-phase, type four-phase clock, etc.
The adiabatic logic based PCSA employs the multi-phase
clock to slowly charge the load capacitors and to recover the
energy from the load capacitance after the computation is
complete for each cycle.
FIG. 4 is a time diagram for the ALiM based CMOS/MTJ
circuits, which shows waveforms of the discharge signal
DISCHARGE and the multi-phase clock signal VCLK for

BRIEF DESCRIPTION OF THE DRAWING(S)
FIG. 1 schematically illustrates the design principles of
existing LiM based CMOS/MTJ circuits;
FIG. 2 schematically illustrates an existing LiM based
CMOS/MTJ XOR gate;
FIG. 3 schematically illustrates the design principles of an
ALiM based CMOS/MTJ circuit in accordance with at least
one embodiment of the instant invention;
FIG. 4 is an exemplary time diagram for the ALiM based
CMOS/MTJ circuits in accordance with at least one embodiment of the instant invention;
FIG. 5 schematically illustrates an ALiM based CMOS/
MTJ circuit in accordance with at least one embodiment of
the instant invention;
FIGS. 6A-B schematically illustrate the operation of the
ALiM based XOR gate during the evaluate phase, in accordance with at least one embodiment of the instant invention;
FIGS. 7A-B schematically illustrate the operation of the
ALiM based XOR gate during the recover phase, in accordance with at least one embodiment of the instant invention
FIG. 8 schematically illustrates an ALiM Magnetic Full
Adder in accordance with at least one embodiment of the
instant invention;
FIG. 9 illustrates simulated transient waveforms of the
ALiM MFA of FIG. 8;
FIG. 10 illustrates simulated energy consumption of the
ALiM MFA of FIG. 8, as compared to the energy consumption of a PCSA based MFA;
FIGS. 11-12 illustrate a graphical comparison between the
average power and energy consumption of the ALiM MFA
of FIG. 8 and the PCSA based MFA;
FIG. 13 schematically illustrates an ALiM OR gate in
accordance with at least one embodiment of the instant
invention;
FIG. 14 schematically illustrates an ALiM AND gate in
accordance with at least one embodiment of the instant
invention; and
FIG. 15 schematically illustrates ALiM multiplexer in
accordance with at least one embodiment of the instant
invention.
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reference, each waveform moving between ground and the
clock voltage V dd· FIG. 4 shows the multi-phase clock signal
VCLK as a four-phase clock signal which operates to slowly
charge and recover the energy from the load capacitors.
Further, the discharge signal DISCHARGE is utilized to
discharge the reductant charge after the recovery of energy.
Adiabatic Logic-In-Memory XOR Gate:
FIG. 5 schematically illustrates ALiM based CMOS/MTJ
circuit according to at least one embodiment in which the
ALiM based CMOS/MTJ circuit is anALiM XOR gate 120.
The dual rail CMOS logic 320 and non-volatile memory
420 implement the logic functions, while the adiabatic
PCSA 220 reads the logic outputs XOR and XNOR. Due to
the adiabatic logic principle, the energy dissipated in an
adiabatic circuit when the charge is supplied by a constant
current source is very small as compared to conventional
CMOS XOR gates.
As shown in FIG. 5, transistors MPl and MP2 are
configured to charge and recover charge from the output
load capacitors CL. MNl is configured to charge-share the
outputs XOR and XNOR. Transistors Tl, T2, T3 and T4 are
configured to evaluate the inputs in performing the logic
operation. Magnetic tunnel junctions MTJl and MTJ2 are
configured to store the non-volatile data.
In particular, source terminals of transistors MPl and
MP2 are operatively coupled to the multi-phase clock that
provides the multi-phase clock VCLK signal. The gate
terminal of transistor MPl is operatively coupled to the
drain terminal of transistor MP2 and to the drain terminal of
discharge transistor MNl. The gate terminal of transistor
MP2 is operatively coupled to the drain terminal of transistor MPl and to the source terminal of discharge transistor
MNl. The gate terminal of discharge transistor MNl set to
discharge. MPl and MP2 drain terminals are also operatively coupled to dual branch CMOS logic, and to respective
outputs XOR and XNOR, including respective load capacitors CL.
The ALiM based gate consists of two cross-coupled
PMOS devices, transistors Tl-T2 and T3-T4, and magnetic
tunnel junctions MTJl and MTJ2, which store the information. The logic function is constructed through the dual rail
CMOS logic and the MTJ devices.
In operation, for example, the logic inputs may be A=0
and B=0, where logic "0" represents ground and logic "1"
represents the V dd· The dual input A and B are logic "1."
Transistor Tl and T4 are accordingly OFF while T2 and T3
are accordingly ON. MTJl (anti-parallel configuration) will
therefore have higher resistance as compared to MTJ2
(parallel configuration).
The different phases of the multi-phased clock signal
VCLK can be classified as a wait phase ti, an evaluate phase
t 2 , a hold phase t 3 , and a recover phase t 4 . During the wait
phase ti, the clock signal VCLK is at ground (i.e., logic=0).
During the evaluate phase t 2 , the clock signal VCLK slowly
increases from ground to V dd· During the hold phase t3 , the
clock signal VCLK is at V dd· During the recover phase t4 ,
the clock signal VCLK slowly decreases from V dd to
ground.
Accordingly, at different phases of the multiphase clock
signal VCLK, the operation of the exemplary ALiM based
XOR gate is as follows:
The ALiM based XOR gate has an initial state in which
all nodes are initially at ground. When the input values are:
A=0, A=l, B=0 and B=l, in the wait phase (i.e., t 1 ), the
transistors T2, T3 and MNl are ON. Accordingly, MTJl has
an anti-parallel configuration (i.e., B=0) and MTJ2 has a
parallel configuration (i.e., B= 1). The resistance of MTJl is

therefore greater than the resistance of MTJ2 (i.e.,
RMrJ1 >RMrJ2). Thus, in the wait phase, both XOR and
XNOR outputs are 0.
FIGS. 6A-B schematically illustrate the operation of the
ALiM based XOR gate during the evaluate phase t 2 . During
the evaluation phase t 2 , the clock signal VCLK gradually
increases from 0 to the clock voltage V dd· When the clock
signal VCLK reaches a threshold voltage V,p of the crosscoupled PMOS devices, transistors MPl and MP2 are ON
and the current flows through transistors MPl and MP2 to
charge the load capacitors CL. Since the RMrJ1>RMrJ2 and
transistors T2 and T3 are ON, the charge stored in the XOR
output is discharged to ground through transistor T3, and
MTJ2 and XNOR is charged to V dd· Thus, the XNOR output
will follow the VCLK. Accordingly, in the evaluation phase,
the XNOR output is 1 and the XOR output is 0, given the
exemplary input values of: A=0, A=l, B=0 and B=l.
During a hold phase t3 , the clock signal VCLK is at V dd
and the discharge signal DISCHARGE is at 0. While in the
hold phase t3 , the outputs are held.
FIGS. 7A-B schematically illustrate the operation of the
ALiM based XOR gate during the recover phase t 4 .
During the recover phase t 4 , the clock signal VCLK
gradually decreases from V dd to 0. The charge stored in the
output load capacitor ofXNOR is slowly recovered back to
the CLK through transistor MP2. The recovery of charge
continues until the MP2 transistor is OFF, which occurs
when Vscp becomes less than the threshold voltage V,p·
These steps continue in each cycle ensuring the proper
operation of the circuit along with the energy-efficiency by
using time ramp voltages to slowly charge and discharge the
load capacitors.
Adiabatic Logic-In-Memory Fully Adder:
FIG. 8 schematically illustrates the ALiM based CMOS/
MTJ circuit according to at least one embodiment in which
the ALiM CMOS/MTJ circuit is an ALiM Magnetic Full
Adder (ALiM MFA) 130.
The dual rail CMOS logic 330 and non-volatile memory
430 implement the logic functions, while the adiabatic
PCSA 230 reads the logic outputs SUM and C
and their
complements. Due to the adiabatic logic principle, the
energy dissipated in an adiabatic circuit when the charge is
supplied by a constant current source is very small as
compared to conventional CMOS based adders.
The logic inputs to the full adder circuit are A, B, and C,n
and respective complement inputs. The outputs are SUM
and C out and their complements. The ALiM MFA circuit also
receives a multiphase clock signal VCLK, which slowly
charges and discharges the load capacitors in accordance
with the principles described herein. Transistors MPl, MP2,
MP3, MP4, MNl and MN2 are operatively coupled to form
the adiabatic PCSA. Transistors Tl through T12 along with
MTJl through MTJ4 are operatively coupled to form the
CMOS/MTJ logic structure for the SUM and CARRY
outputs.
In other words, the ALiM MFA includes inputs A, B and
C,m and outputs SUM and C
Transistors MPl and MP2
are configured to charge and recover charge from outputs
SUM and SUM. Discharge transistor MNl is configured to
permit charge sharing between outputs SUM and SUM.
Similarly, transistors MP3 and MP4 are configured to charge
and recover charge from outputs C 0 u, and C 0 u 1, while discharge transistor MN2 is configured to permit charge sharing
between outputs C u, and Cout· Transistors Tl through T12
are configured to evaluate outputs SUM and C
The CMOS tree structure of the ALiM MFA is based on
the following equations:
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power savings as compared to the PCSA based XOR gate.
Further, the ALiM XOR gate has 31.7% area savings as
compared to the PCSA based XOR gate.

(4)
(5)

As an illustrative example, the input values may be: A=l,
B= 1 and C,n = 1, and the timing diagram for the ALiM MFA
may be in accordance with FIG. 4.
During the wait phase t 1 of the clock signal VCLK, the
inputs A, B, and C,n (and complements) of the ALiM MFA
are passed to the circuit and the non-volatile data is stored
in MTJl, MTJ2, MTJ3 and MTJ4. MTJl and MTJ3 will
have lower resistances as compared to the MTJ2 and MTJ4,
due to the parallel orientation of MTJl and MTJ3 (B=l) as
compared to the anti-parallel orientation ofMTJ2 and MTJ4
(B=0).
During the evaluate phase t 2 of the clock signal VCLK,
the inputs A, B, and C,n (and compliments) are evaluated by
the CMOS logic tree. For A=l and Cin=l, output SUM is
discharged through the transistors Tl and T3, and are
discharged faster than the SUM output. Thus, SUM is set to
Vdd (i.e., logic=!) and SUM is set to ground (i.e., logic=0).
Similarly, output Cout is discharged to ground through transistor T9 and C out is charged to V dd·
In other words, during the evaluate phase, the clock signal
VCLK increases from 0 to V dd· When the VCLK reaches
Vtp, transistors MP2 and MP4 are turned ON. Thus, the
SUM and C ut outputs follow the clock signal VCLK.
During the hold phase t3 phase of the clock signal VCLK,
the outputs are held.
During the recover phase t4 , the clock signal VCLK
slowly decreases from V dd to 0. The charge stored at SUM
and Cout is accordingly recovered in accordance with the
principles discussed herein.
These steps continue in each cycle ensuring the proper
operation of the circuit along with the energy-efficiency by
using time ramp voltages to slowly charge and discharge the
load capacitors.
Experimental Results
Simulations were performed on each of the ALiM XOR
gate and the ALiM MFA. Simulations were performed using
a Cadence Spectre simulator with 45 nm standard CMOS
technology with perpendicular anisotropy CoFeB/MgO
MTJ model. Table I shows the MTJ device parameters used.
In each of the test simulations, the size of the transistors,
except the discharge transistors MNl and MN2, were
W/L=120 mn/45 nm. The discharge transistors MNl and
MN2 were W/L=300 mn/45 nm. The discharge transistors
MNl and MN2 were sized bigger to completely discharge
and reset the outputs before the evaluation phase of the
subsequent cycle. Simulations are performed at 250 MHz
with V dd=0.9 V.
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PERFORMANCE COMPARISON OF PCSA BASED
MFA AND ALIM BASED XOR GATE
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Thickness of the free layer
Length of surface long axis
Width of surface short axis
Thickness of the Oxide barrier
Tunnel Magneto Resistance ratio
Resistance Area Product
MTJ layout surface
Critical switching current
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Area
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1.3 nm
40 nm
40 nm
0.85 nm
150%
5 ohm µm 2
40 nm x 40 nm x n/4
Min. 40 µA

Table II provides a performance comparison of the PCSA
based XOR gate and the ALiM XOR gate. As Table II
shows, the ALiM XOR gate has 62% and 50% of energy and

0.98
0.36
llMOS + 2MTJ
5.29

0.363
0.18
7MOS + 2MTJ
3.61

% impr.

62
50
31.7

FIG. 9 illustrates the simulated transient waveforms of the
ALiM MFA. The transient behavior of the outputs SUM and
C out confirm the correct logical functionality of the proposed
ALIM based full adder. This waveform verifies the functionality of the proposed ALIM based MFA. The correct
functionality of the proposed ALIM based MTJ/CMOS full
adder is verified from FIG. 9. CLOCK represents the VCLK,
A, B, C represents the inputs to the full adder and SUM and
CARRY are the outputs of the full adder. The complementary inputs and outputs are not shown.
FIG. 10 illustrates the simulated energy consumption of
the ALiM MFA as compared to the energy consumption of
a PCSA based MFA. As shown in FIG. 10, for every
switching of inputs, the energy consumption of the proposed
ALiM MFA consumes less energy than the PCSA based
MFA.
Table III provides a performance comparison of the PCSA
based MFA and the ALiM MFA. As Table III shows, the
ALiM MFA saves 37% of energy as compared to the PCSA
based MFA. TheALiM MFA saves 43% of power consumption as compared to the PCSA based MFA.

PERFORMANCE COMPARISON OF PCSA
BASED MFA AND ALIM BASED MFA

45 Avg. energy (fl)
Avg. power (µW)
Device count
Area (µm 2 )

50

MTJ DEVICE PARAMETERS USED FOR SIMULATIONS
Value

ALIM based
XOR (proposed)

TABLE III
40

TABLE I

Description

PCSA based
XOR [3]

15

0

Parameter

TABLE II

55

60

65

PCSA based
MFA[3]

ALIM based
MFA (proposed)

4.39
1.81
26MOS + 4MTJ
14.4

2.77
1.03
18MOS + 4MTJ
9

% impr.

37
43
38

Along with reduced energy and power consumption, the
ALiM MFA also used a smaller number of devices than the
PCSA based MFA. The PCSA based MFA used 26 MOS
devices and 4 MTJs. TheALiM MFA used 18 MOS devices
and 4 MTJs. Moreover, the ALiM MFA had 38% area
savings as compared to the PCSA based MFA.
Turning now to FIGS. 11-12, these graphs illustrate a
comparison between the average power and energy consumption of the ALiM MFA with the PCSA based MFA. By
scaling of supply voltage V dd, the energy and power consumption of both the PCSA based MFA and the ALiM MFA
are decreased. However, the ALiM MFA still shows energy
and power savings when scaled as compared to the PCSA
based MFA.
A novel architecture for forming ALiM based CMOS/
MTJ circuits is disclosed herein. These ALiM based CMOS/
MTJ circuits have increased energy and power savings in
comparison to the existing PCSA based CMOS/MTJ circuits
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for corresponding logic. The low-power consumption, lowenergy consumption and low area of the ALiM based
CMOS/MTJ circuits makes them particularly suited for use
in ultra-low-power portable electronic devices.
While the principles of the ALiM based CMOS/MTJ
circuits are described herein with specific reference to XOR
and MFA logics, ALiM CMOS/MTJ circuits corresponding
to other logics are expressly contemplated. For example, the
ALiM based CMOS/MTJ circuit may include CMOS logic
corresponding to any of the known gates, multi-bit adders,
and flip-flops, as discussed above.
For example, FIGS. 13-15 schematically illustrate ALiM
based CMOS/MTJ circuits according to embodiments
wherein the ALiM based CMOS/MTJ circuits are, respectively, ALiM OR gates, AND gates, and multiplexers. The
structure and operation of these specific circuits, as well as
ALiM based CMOS/MTJ circuits according to other mentioned and unmentioned logic operations, would be readily
understood by those of ordinary skill in the art with reference to the principles and illustrative examples discussed
herein.
The enablements described in detail above are considered
novel over the prior art of record and are considered critical
to the operation of at least one aspect of the invention and
to the achievement of the objectives of the invention. The
words used in this specification to describe the exemplary
embodiments are to be understood not only in the sense of
their commonly defined meanings, but also to include any
special definition with regard to structure, material or acts
that would be understood by one of ordinary skilled in the
art to apply in the context of the entire disclosure.
The definitions of the words or drawing elements
described herein are meant to include not only the combination of elements which are literally set forth, but all
equivalent structures, materials or acts for performing substantially the same function in substantially the same way to
obtain substantially the same result. In this sense it is
therefore contemplated that an equivalent substitution of two
or more elements may be made for any one of the elements
described and its various embodiments or that a single
element may be substituted for two or more elements in a
claim without departing from the scope of the invention.
Changes from the claimed subject matter as viewed by a
person with ordinary skill in the art, now known or later
devised, are expressly contemplated as being equivalents
within the scope intended and its various embodiments.
Therefore, obvious substitutions now or later known to one
with ordinary skill in the art are defined to be within the
scope of the defined elements. This disclosure is thus meant
to be understood to include what is specifically illustrated
and described above, what is conceptually equivalent, what
can be obviously substituted, and also what incorporates the
essential ideas.
The scope of this description is to be interpreted in
conjunction with the appended claims.

transistors configured to together perform logic operations so as to generate logic outputs based on logic
inputs; and
an adiabatic logic based pre-charged sense amplifier
(PCSA) operatively coupled to the logic network, the
adiabatic logic based PCSA comprising:
PCSA circuitry for which an input is a multi-phase
power clock, the PCSA circuitry including crosscoupled transistors coupled to a common discharge
transistor;
charge recovery circuitry, including output load capacitors,
wherein the charge recovery circuitry is operatively
coupled to the PCSA circuitry such that the ALiM
CMOS/MTJ circuit uses the power clock to recover
energy from output load capacitors.
2. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an OR gate.
3. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an XOR gate.
4. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a NOR gate.
5. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an XNOR gate.
6. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an AND gate.
7. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a NAND gate.
8. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a NOT gate.
9. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a MUX gate.
10. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an inverter logic.
11. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as an encoder logic.
12. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a decoder logic.
13. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a full-adder logic.
14. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a half-adder logic.
15. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a full-subtractor logic.
16. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a half-subtractor logic.
17. The adiabatic logic-in-memory based ALiM CMOS/
MTJ circuit of claim 1, wherein the logic network operates
as a D-flip-flop logic.

What is claimed is:
1. An adiabatic logic-in-memory based complementary
metal-oxide-semiconductor/magnetic-tunnel-junction
(ALiM CMOS/MTJ) circuit, comprising:
a set of magnetic-turmel-junctions (MTJs) configured to
store non-volatile data;
a logic network, comprising the set of MTJ s and a set of
complementary metal-oxide-semiconductor (CMOS)
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